

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5







FIG. 6



P+ POLYSILICON-BOUNDED DIODE WITHOUT STRESS-INDUCED DEFECTS

GATE AND DIFFUSION CURRENTS AT 180C AND 5nm THERMAL OXIDE




FIG. 8

P+ POLYSILICON-BOUNDED DIODE WITH STRESS-INDUCED DEFECTS

GATE AND DIFFUSION CURRENTS AT 180C AND 5nm THERMAL OXIDE




FIG. 9




FIG. 10A




FIG. 10B

P+ / N-WELL FORWARD BIASED POLYSILICON BOUNDED DIODE CURRENT VS. VOLTAGE




FIG. 11

10/22
BUR920010031US

FORWARD BIAS VOLTAGE VS. CURRENT SLOPE AT FORWARD BIAS VOLTAGE OF 0.45 VOLTS




FIG. 12




FIG. 13A




FIG. 13B




FIG. 13C




FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 15D




FIG. 15E




FIG. 15F




FIG. 15G

Ge
P
↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓




FIG. 15H




FIG. 15I




FIG. 15J




FIG. 15K

CHARGE TO BREAKDOWN (QBD), C/cm²





FIG. 16

DIELECTRIC BREAKDOWN FIELD AT 30C VS. Ge IMPLANTATION DOSE



Ge IMPLANTATION DOSE, cm^{-2}

FIG. 17

DIELECTRIC VOLTAGE BREAKDOWN FOR 5nm AND 7nm OXIDES VS. INVERSE OF ABSOLUTE TEMPERATURE





FIG. 18

DIELECTRIC BREAKDOWN FOR 5mm GATE OXIDE VS. Ge IMPLANT DOSE AT 30C, 85C AND 140C



Ge IMPLANTATION DOSE, $1/\text{cm}^2$

FIG. 19